FORM PTO-1449

EXAMINER INITIAL

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

DATE

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(USE SEVERAL SHEETS IF NECESSARY)

DOCUMENT NUMBER

ATTY. DOCKET NO. ARC.003A

NO 01 P E 10 AM 2 8 2003 AV

APPLICATION NO. 09/801,241

APPLICANT David Latta

FILING DATE March 7, 2001

U.S. PATENT DOCUMENTS

NAME

GROUP 2181

CLASS SUBCLASS

FILING DATE (IF APPROPRIATE)

				<u> </u>				
	+				R	ECE	IVE)
						APR 3	2003	
					Tech	nology (enter 2	100
·				FOREIGN PATENT DOCUMENTS				•
EXAMINER INITIAL	T	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	 	
DKM		EP 0 479 390 A2	4/8/92	EP			YES	NO
	+				`			
								:
EXAMINER INITIAL		от	HER DOCUM	ENTS (INCLUDING AUTHOR, TITLE, DATE, PERTINENT	PAGES,	ETC.)		
SKN	1 2	2 The CoreConnect Bus Architecture – XP-002204519 by International Business Machines Corporation, 1999.						
	3	3 Embedded DRAM for a Reconfigurable Array – XP-000894790 by Symposium on VLSI Circuits Digest of Technical Papers						
	4	4 A Scalable Architecture for System-On-Chip Interconnections – XP-002204520 by Pierre Guerrier and Alain Greiner dated October 22, 1999.						
\perp	5	5 A Reconfigurable Bus IP for Modular Function Integration – XP-002204520 by Neil S. Stollen, Ph.D., P.E. at Infinite Technology Corp. dated March 22, 1999.						
EXAMINER	1	Jonna J. Ma	son	DATE CONSIDERED 12.	8- -	1003		
*EXAMINER IN CONFOR	R: IN	IITIAL IF CITATION CONSIDERED NCE AND NOT CONSIDERED, INC	WHETHER (OR NOT CITATION IS IN CONFORMANCE WITH MPEP 6 OF THIS FORM WITH NEXT COMMUNICATION TO APPI	09; DRAV LICANT.	LINE THROU	IGH CITATIO	ON IF NOT

	_ • •	ÆEET 1 OF
FORM PTO-1449 U.S. DEPARTMENT OF COMMERCE	ATTY, DOCKET NO.	APPLICATION NO.
PATENT AND TRADETALE CEICE	ARC.003A	09/801,241 Ethnology City
INFORMATION DISCLOSURE STATEMENT	λ	
BY APPLICANT (JAN 0 9 2002	APPLICANT David Latta	Cang Copy
(USE SEVERAL SHEETS IF NEOR SARY)	FILING DATE March 7, 2001	GROUP 2181

U.S. PATENT DOCUMENTS								
EXAMINER INITIAL		DOCUMENT NUMBER		DATE	NAME	CLASS	SUBCLASS	FILING DATE (IF APPROPRIATE)
Alm		1	5,247,637	09/21/93	Leedom, et al.			
		2	5,394,515	02/28/95	Lentz, et al.			
		3	5,481,707	01/02/96	Murphy, et al.			
		4	5,537,604	07/16/96	Baum, et al.			
		5	5,559,951	09/24/96	Lentz, et al.			
		6	5,564,117	10/08/96	Lentz, et al.			
		7	5,636,364	06/03/97	Emma, et al.			
		8	5,960,468	09/28/99	Edward J. Paluch			
	•	9	5,968,114	10/19/99	Wentka, et al.			
		10	5,987,574	11/16/99	Edward J. Paluch			
		11	6,038,646	03/14/00	Robert F. Sproull			
		12	6,091,431	07/18/00	Saxena, et al.			
		13	6,092,167	07/18/00	Cheung, et al.			
-		14	6,141,739	10/31/00	Provence, et al.			
	·	15	6,182,192	01/30/01	Fabrizio Rovati			
\\\\	/	16	6,240,492	05/29/01	Foster, et al.			

FOREIGN PATENT DOCUMENTS								
EXAMINER DOCUMENT NUMBER DATE		COUNTRY	CLASS	SUBCLASS	TRANSLATION			
INITIAL							YES	NO

EXAMINER INITIAL	OTHER DOCUMENTS (INCLUDING AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.)							
DKIN	17	Application Serial No. 09/418,663 entitled "Method and Apparatus for Managing the Configuration and Functionality of a Semiconductor Design," filed October 14, 1999 – Attorney Docket No. ARC.001A						

EXAMINER Sorna	2 mason

DATE CONSIDERED 12-8-2003

*EXAMINER: INITIAL IF CITATION CONSIDERED, WHETHER OR NOT CITATION IS IN CONFORMANCE WITH MPEP 609; DRAW LINE THROUGH CITATION IF NOT IN CONFORMANCE AND NOT CONSIDERED, INCLUDE COPY OF THIS FORM WITH NEXT COMMUNICATION TO APPLICANT.